



Arm Cortex-A720 (MP151)

Software Developer Errata Notice

Date of issue: August 28, 2024

Non-Confidential

Document version: 12.0

Copyright © 2022-2024 Arm® Limited (or its affiliates). All rights reserved.

Document ID: SDEN-2439421

This document contains all known errata since the r0p0 release of the product.



This document is Non-Confidential.

Copyright © 2022-2024 Arm® Limited (or its affiliates). All rights reserved.

This document is protected by copyright and other intellectual property rights.

Arm only permits use of this document if you have reviewed and accepted Arm's Proprietary notice found at the end of this document.

This document (SDEN_2439421_12.0_en) was issued on August 28, 2024.

There might be a later issue at <http://developer.arm.com/documentation/SDEN-2439421>

Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

If you find offensive language in this document, please email terms@arm.com.

Feedback

Arm welcomes feedback on this product and its documentation. To provide feedback on Arm Cortex-A720 (MP151), create a ticket on <https://support.developer.arm.com>.

To provide feedback on the document, fill the following survey:
<https://developer.arm.com/documentation-feedback-survey>.

Contents

rOp1 implementation fixes	6
Introduction	7
Scope	7
Categorization of errata	7
Change Control	8
Errata summary table	13
Errata descriptions	17
Category A	17
Category A (rare)	17
Category B	18
3699561 Read of ICH_VMCR_EL2.VBPR1 might return incorrect data based on SCR_EL3.NS	18
3645544 TBRE might write to memory for which it does not have write permissions	20
3456091 MSR PSTATE.SSBS to 0 is not fully self-synchronizing	21
2940794 Load crossing a 64B boundary might cause data corruption	22
2926083 Enabling the Statistical Profiling Extension might lead to deadlock	23
2844092 Values of FAR_ELx and ESR_ELx on an Instruction Abort might not be consistent with the instruction that generated the fault	24
2792132 Crossing 4K loads might cause data corruption or deadlock	26
2729604 An FP/SIMD Data-Processing instruction reading a General-Purpose register might cause the core to deadlock	27
2724969 Read requests generated by the L2 data prefetcher might generate MPAM information using PARTID_I/PMG_I rather than PARTID_D/PMG_D	28
2641656 Data Cache Clean operations by VA might cause the PE to deadlock	29
2621464 Values of FAR_ELx and ESR_ELx on an Instruction Abort might not be consistent with the instruction that generated the fault	31
2615075 CPU might violate restrictions on instructions fetches when all stages of translation are disabled	33
2561043 Speculatively executing 4KB-crossing loads might lead to data corruption	35
2463007 Reads of CNTVCTSS_EL0 might be performed speculatively	36
Category B (rare)	38
2689241 Concurrent modification and execution of instructions in the same PE might not succeed	38
Category C	40
3655256 ESR.IESB can have an incorrect value on SError	41

3655076	PSTATE.{PAN,UAO} synchronization might not be honored while MSR PSTATE is speculative	42
3637708	EDSCR.STATUS not updated on Halting Step when a Load-Exclusive instruction generates a synchronous exception	43
3072740	SVE first faulting load crossing a 64B boundary might silently corrupt data in case of double external abort	44
2940640	Use of Tagged pages when Tag Checking is disabled might cause significant performance degradation	45
2821794	Checked load crossing 4K boundary might fail to report a tag check fault into TFSR_ELx	46
2802390	Hardware update of the Access flag or Dirty bit might cause corruption of Allocation Tags for translation table descriptors	47
2752414	CFP RCTX might fail to invalidate the specified ASID and VMID	48
2742807	PMU counters might fail to freeze on overflow	50
2740679	Some PMU events might have incorrect values	51
2738461	AMU Event 0x0011, Core frequency cycles might increment incorrectly when the core is in WFE state	53
2711875	Information in some Statistical Profiling Extension packets might be incorrect	54
2700891	An MTE checked store might report a speculative SError in case of poisoned tags	55
2694688	Read accesses to memory-mapped RAS registers might fail to return the expected value	56
2693172	The PE might not respond to APB accesses to some registers in OFF_EMU state	57
2684560	Interrupts might be taken following a Context Synchronization Event when MDSR_EL1.INTdis or EDSCR.INTdis are set	58
2659723	A continuous flow of snoops and other instructions might prevent a store from becoming visible in finite time	59
2648296	ESR_ELx for a Breakpoint exception might be incorrect if breakpoints are concurrently disabled through APB	60
2631723	RAMINDEX operations accessing the L1 Data cache might fail to return the correct result	61
2625934	UNDEFINED exceptions due to EDSCR.SDD might be prioritized over EL2 traps caused by HCR_EL2.TIDCP	62
2623527	Setting CPUECTLR2_EL1[11] might cause the PE to deadlock	64
2621369	Some PMU events might have incorrect values	65
2568091	Cross-4KB Neon/SVE load instructions might observe poison that is present on another cache line	67
2561142	Checked First-Fault Neon/SVE load instructions might take a synchronous exception instead of updating FFR upon DBE on L1 Tag and external abort from the system	68

2477399	Incorrect transition to Software-Step Active state after OSLAR_EL1.OSLK write followed by ERET	69
2464850	Information in some Statistical Profiling Extension packets might be incorrect	70
2458921	Checked stores in precise mode might fail to report tag check fails	71
2455243	Crossing 4KB load might report incorrect FFR index	73
2430467	Software-step with no instruction step after debug-exit from ELO with a bad mode in DSPSR	74
2303132	Instruction sampling bias exists in SPE implementation	75
Proprietary notice		76
Product and document information		78
Product status		78
Product completeness status		78
Product revision status		78

r0p1 implementation fixes

Note the following errata might be fixed in some implementations of r0p1. This can be determined by reading the REVIDR register where a value or a set bit indicates that the erratum is fixed in this part.

REVIDR[0] = 0x1	2724969	Read requests generated by the L2 data prefetcher might generate MPAM information using PARTID_I/PMG_I rather than PARTID_D/PMG_D
	2729604	An FP/SIMD Data-Processing instruction reading a General-Purpose register might cause the core to deadlock

REVIDR[1] = 0x1	2940640	Use of Tagged pages when Tag Checking is disabled might cause significant performance degradation
-----------------	---------	---

Note that there is no change to the MIDR_EL1 which remains at r0p1 but the REVIDR is updated to indicate which errata are corrected. Software will identify this release through the combination of MIDR_EL1 and REVIDR.

Introduction

Scope

This document describes errata categorized by level of severity. Each description includes:

- The current status of the erratum.
- Where the implementation deviates from the specification and the conditions required for erroneous behavior to occur.
- The implications of the erratum with respect to typical applications.
- The application and limitations of a workaround where possible.

Categorization of errata

Errata are split into three levels of severity and further qualified as common or rare:

Category A	A critical error. No workaround is available or workarounds are impactful. The error is likely to be common for many systems and applications.
Category A (Rare)	A critical error. No workaround is available or workarounds are impactful. The error is likely to be rare for most systems and applications. Rare is determined by analysis, verification and usage.
Category B	A significant error or a critical error with an acceptable workaround. The error is likely to be common for many systems and applications.
Category B (Rare)	A significant error or a critical error with an acceptable workaround. The error is likely to be rare for most systems and applications. Rare is determined by analysis, verification and usage.
Category C	A minor error.

Change Control

Errata are listed in this section if they are new to the document, or marked as "updated" if there has been any change to the erratum text. Fixed errata are not shown as updated unless the erratum text has changed. The [errata summary table](#) identifies errata that have been fixed in each product revision.

August 28, 2024: Changes in document version v12.0

ID	Status	Area	Category	Summary
3645544	New	Programmer	Category B	TBRE might write to memory for which it does not have write permissions
3699561	New	Programmer	Category B	Read of ICH_VMCR_EL2.VBPR1 might return incorrect data based on SCR_EL3.NS
3637708	New	Programmer	Category C	EDSCR.STATUS not updated on Halting Step when a Load-Exclusive instruction generates a synchronous exception
3655076	New	Programmer	Category C	PSTATE.{PAN,UAO} synchronization might not be honored while MSR PSTATE is speculative
3655256	New	Programmer	Category C	ESR.IESB can have an incorrect value on SError

May 13, 2024: Changes in document version v11.0

ID	Status	Area	Category	Summary
3456091	New	Programmer	Category B	MSR PSTATE.SSBS to 0 is not fully self-synchronizing
2740679	Updated	Programmer	Category C	Some PMU events might have incorrect values

November 30, 2023: Changes in document version v10.0

ID	Status	Area	Category	Summary
2724969	Updated	Programmer	Category B	Read requests generated by the L2 data prefetcher might generate MPAM information using PARTID_I/PMG_I rather than PARTID_D/PMG_D
2729604	Updated	Programmer	Category B	An FP/SIMD Data-Processing instruction reading a General-Purpose register might cause the core to deadlock
2792132	Updated	Programmer	Category B	Crossing 4K SVE Non-fault loads might cause data corruption
2844092	Updated	Programmer	Category B	Values of FAR_ELx and ESR_ELx on an Instruction Abort might not be consistent with the instruction that generated the fault
2926083	Updated	Programmer	Category B	Enabling the Statistical Profiling Extension might lead to deadlock
2940794	Updated	Programmer	Category B	Load crossing a 64B boundary might cause data corruption
2303132	Updated	Programmer	Category C	Instruction sampling bias exists in SPE implementation
2458921	Updated	Programmer	Category C	Checked stores in precise mode might fail to report tag check fails
2659723	Updated	Programmer	Category C	A continuous flow of snoops and other instructions might prevent a store from becoming visible in finite time
2684560	Updated	Programmer	Category C	Interrupts might be taken following a Context Synchronization Event when MDSR_EL1.INTdis or EDSCR.INTdis are set
2711875	Updated	Programmer	Category C	Information in some Statistical Profiling Extension packets might be incorrect
2738461	Updated	Programmer	Category C	AMU Event 0x0011, Core frequency cycles might increment incorrectly when the core is in WFE state
2740679	Updated	Programmer	Category C	Some PMU events might have incorrect values
2742807	Updated	Programmer	Category C	PMU counters might fail to freeze on overflow
2752414	Updated	Programmer	Category C	CFP RCTX might fail to invalidate the specified ASID and VMID
2802390	Updated	Programmer	Category C	Hardware update of the Access flag or Dirty bit might cause corruption of Allocation Tags for translation table descriptors
2821794	Updated	Programmer	Category C	Checked load crossing 4K boundary might fail to report a tag check fault into TFSR_ELx
2940640	Updated	Programmer	Category C	Use of Tagged pages when Tag Checking is disabled might cause significant performance degradation
3072740	New	Programmer	Category C	SVE first faulting load crossing a 64B boundary might silently corrupt data in case of double external abort

June 30, 2023: Changes in document version v9.0

ID	Status	Area	Category	Summary
2940640	New	Programmer	Category C	Use of Tagged pages when Tag Checking is disabled might cause significant performance degradation

May 25, 2023: Changes in document version v8.0

ID	Status	Area	Category	Summary
2844092	New	Programmer	Category B	Values of FAR_ELx and ESR_ELx on an Instruction Abort might not be consistent with the instruction that generated the fault
2926083	New	Programmer	Category B	Enabling the Statistical Profiling Extension might lead to deadlock
2940794	New	Programmer	Category B	Load crossing a 64B boundary might cause data corruption
2689241	New	Programmer	Category B (rare)	Concurrent modification and execution of instructions in the same PE might not succeed
2458921	Updated	Programmer	Category C	Checked stores in precise mode might fail to report tag check fails
2740679	Updated	Programmer	Category C	Some PMU events might have incorrect values

March 03, 2023: Changes in document version v7.0

ID	Status	Area	Category	Summary
2463007	Updated	Programmer	Category B	Reads of CNTVCTSS_ELO might be performed speculatively
2792132	New	Programmer	Category B	Crossing 4K SVE Non-fault loads might cause data corruption
2623527	Updated	Programmer	Category C	Setting CPUECTLR2_EL1[11] might cause the PE to deadlock
2738461	New	Programmer	Category C	AMU Event 0x0011, Core frequency cycles might increment incorrectly when the core is in WFE state
2752414	New	Programmer	Category C	CFP RCTX might fail to invalidate the specified ASID and VMID
2821794	New	Programmer	Category C	Checked load crossing 4K boundary might fail to report a tag check fault into TFSR_ELx

January 13, 2023: Changes in document version v6.0

ID	Status	Area	Category	Summary
2623527	Updated	Programmer	Category C	Setting CPUECTLR2_EL1[11] might cause the PE to deadlock
2740679	New	Programmer	Category C	Some PMU events might have incorrect values
2742807	New	Programmer	Category C	PMU counters might fail to freeze on overflow
2802390	New	Programmer	Category C	Hardware update of the Access flag or Dirty bit might cause corruption of Allocation Tags for translation table descriptors

September 08, 2022: Changes in document version v5.0

ID	Status	Area	Category	Summary
2724969	New	Programmer	Category B	Read requests generated by the L2 data prefetcher might generate MPAM information using PARTID_I/PMG_I rather than PARTID_D/PMG_D
2729604	New	Programmer	Category B	An FP/SIMD Data-Processing instruction reading a General-Purpose register might cause the core to deadlock
2684560	New	Programmer	Category C	Interrupts might be taken following a Context Synchronization Event when MDSR_EL1.INTdis or EDSCR.INTdis are set

July 29, 2022: Changes in document version v4.0

ID	Status	Area	Category	Summary
2463007	Updated	Programmer	Category B	Reads of CNTVCTSS_ELO might be performed speculatively
2561043	Updated	Programmer	Category B	Speculatively executing 4KB-crossing loads might lead to data corruption
2615075	Updated	Programmer	Category B	CPU might violate restrictions on instructions fetches when all stages of translation are disabled
2621464	Updated	Programmer	Category B	Values of FAR_ELx and ESR_ELx on an Instruction Abort might not be consistent with the instruction that generated the fault
2641656	Updated	Programmer	Category B	Data Cache Clean operations by VA might cause the PE to deadlock
2303132	Updated	Programmer	Category C	Instruction sampling bias exists in SPE implementation
2430467	Updated	Programmer	Category C	Software-step with no instruction step after debug-exit from ELO with a bad mode in DSPSR
2455243	Updated	Programmer	Category C	Crossing 4KB load might report incorrect FFR index
2458921	Updated	Programmer	Category C	Checked stores in precise mode might fail to report tag check fails
2464850	Updated	Programmer	Category C	Information in some Statistical Profiling Extension packets might be incorrect
2477399	Updated	Programmer	Category C	Incorrect transition to Software-Step Active state after OSLAR_EL1.OSLK write followed by ERET
2561142	Updated	Programmer	Category C	Checked First-Fault Neon/SVE load instructions might take a synchronous exception instead of updating FFR upon DBE on L1 Tag and external abort from the system
2568091	Updated	Programmer	Category C	Cross-4KB Neon/SVE load instructions might observe poison that is present on another cache line
2621369	Updated	Programmer	Category C	Some PMU events might have incorrect values
2623527	Updated	Programmer	Category C	Setting CPUECTLR2_EL1[11] might cause the PE to deadlock
2625934	Updated	Programmer	Category C	UNDEFINED exceptions due to EDSCR.SDD might be prioritized over EL2 traps caused by HCR_EL2.TIDCP
2631723	Updated	Programmer	Category C	RAMINDEX operations accessing the L1 Data cache might fail to return the correct result
2648296	Updated	Programmer	Category C	ESR_ELx for a Breakpoint exception might be incorrect if breakpoints are concurrently disabled through APB
2659723	Updated	Programmer	Category C	A continuous flow of snoops and other instructions might prevent a store from becoming visible in finite time
2693172	New	Programmer	Category C	The PE might not respond to APB accesses to some registers in OFF_EMU state
2694688	New	Programmer	Category C	Read accesses to memory-mapped RAS registers might fail to return the expected value
2700891	New	Programmer	Category C	An MTE checked store might report a speculative SError in case of poisoned tags
2711875	New	Programmer	Category C	Information in some Statistical Profiling Extension packets might be incorrect

ID	Status	Area	Category	Summary
----	--------	------	----------	---------

June 24, 2022: Changes in document version v3.0

ID	Status	Area	Category	Summary
2621464	New	Programmer	Category B	Values of FAR_ELx and ESR_ELx on an Instruction Abort might not be consistent with the instruction that generated the fault
2648296	New	Programmer	Category C	ESR_ELx for a Breakpoint exception might be incorrect if breakpoints are concurrently disabled through APB
2659723	New	Programmer	Category C	A continuous flow of snoops and other instructions might prevent a store from becoming visible in finite time

May 25, 2022: Changes in document version v2.0

ID	Status	Area	Category	Summary
2615075	New	Programmer	Category B	CPU might violate restrictions on instructions fetches when all stages of translation are disabled
2641656	New	Programmer	Category B	Data Cache Clean operations by VA might cause the PE to deadlock
2430467	New	Programmer	Category C	Software-step with no instruction step after debug-exit from EL0 with a bad mode in DSPSR
2464850	New	Programmer	Category C	Information in some Statistical Profiling Extension packets might be incorrect
2477399	New	Programmer	Category C	Incorrect transition to Software-Step Active state after OSLAR_EL1.OSLK write followed by ERET
2621369	New	Programmer	Category C	Some PMU events might have incorrect values
2623527	New	Programmer	Category C	Setting CPUACTLR2_EL1[11] might cause the PE to deadlock
2625934	New	Programmer	Category C	UNDEFINED exceptions due to EDSCR.SDD might be prioritized over EL2 traps caused by HCR_EL2.TIDCP
2631723	New	Programmer	Category C	RAMINDEX operations accessing the L1 Data cache might fail to return the correct result

April 08, 2022: Changes in document version v1.0

ID	Status	Area	Category	Summary
2463007	New	Programmer	Category B	Reads of CNTVCTSS_EL0 might be performed speculatively
2561043	New	Programmer	Category B	Speculatively executing 4KB-crossing loads might lead to data corruption
2303132	New	Programmer	Category C	Instruction sampling bias exists in SPE implementation
2455243	New	Programmer	Category C	Crossing 4KB load might report incorrect FFR index
2458921	New	Programmer	Category C	Checked stores in precise mode might fail to report tag check fails
2561142	New	Programmer	Category C	Checked First-Fault Neon/SVE load instructions might take a synchronous exception instead of updating FFR upon DBE on L1 Tag and external abort from the system
2568091	New	Programmer	Category C	Cross-4KB Neon/SVE load instructions might observe poison that is present on another cache line

Errata summary table

The errata associated with this product affect the product versions described in the following table.

ID	Area	Category	Summary	Found in versions	Fixed in version
3699561	Programmer	Category B	Read of ICH_VMCR_EL2.VBPR1 might return incorrect data based on SCR_EL3.NS	r0p0, r0p1, r0p2	Open
3645544	Programmer	Category B	TBRE might write to memory for which it does not have write permissions	r0p0, r0p1, r0p2	Open
3456091	Programmer	Category B	MSR PSTATE.SSBS to 0 is not fully self-synchronizing	r0p0, r0p1, r0p2	Open
2940794	Programmer	Category B	Load crossing a 64B boundary might cause data corruption	r0p0, r0p1	r0p2
2926083	Programmer	Category B	Enabling the Statistical Profiling Extension might lead to deadlock	r0p0, r0p1	r0p2
2844092	Programmer	Category B	Values of FAR_ELx and ESR_ELx on an Instruction Abort might not be consistent with the instruction that generated the fault	r0p0, r0p1	r0p2
2792132	Programmer	Category B	Crossing 4K SVE Non-fault loads might cause data corruption	r0p0, r0p1	r0p2
2729604	Programmer	Category B	An FP/SIMD Data-Processing instruction reading a General-Purpose register might cause the core to deadlock	r0p0, r0p1	r0p2
2724969	Programmer	Category B	Read requests generated by the L2 data prefetcher might generate MPAM information using PARTID_I/PMG_I rather than PARTID_D/PMG_D	r0p0, r0p1	r0p2
2641656	Programmer	Category B	Data Cache Clean operations by VA might cause the PE to deadlock	r0p0	r0p1
2621464	Programmer	Category B	Values of FAR_ELx and ESR_ELx on an Instruction Abort might not be consistent with the instruction that generated the fault	r0p0	r0p1
2615075	Programmer	Category B	CPU might violate restrictions on instructions fetches when all stages of translation are disabled	r0p0	r0p1
2561043	Programmer	Category B	Speculatively executing 4KB-crossing loads might lead to data corruption	r0p0	r0p1

ID	Area	Category	Summary	Found in versions	Fixed in version
2463007	Programmer	Category B	Reads of CNTVCTSS_ELO might be performed speculatively	r0p0	r0p1
2689241	Programmer	Category B (rare)	Concurrent modification and execution of instructions in the same PE might not succeed	r0p0	r0p1
3655256	Programmer	Category C	ESR.IESB can have an incorrect value on SError	r0p0, r0p1, r0p2	Open
3655076	Programmer	Category C	PSTATE.{PAN,UAO} synchronization might not be honored while MSR PSTATE is speculative	r0p0, r0p1, r0p2	Open
3637708	Programmer	Category C	EDSCR.STATUS not updated on Halting Step when a Load-Exclusive instruction generates a synchronous exception	r0p0, r0p1, r0p2	Open
3072740	Programmer	Category C	SVE first faulting load crossing a 64B boundary might silently corrupt data in case of double external abort	r0p0, r0p1, r0p2	Open
2940640	Programmer	Category C	Use of Tagged pages when Tag Checking is disabled might cause significant performance degradation	r0p0, r0p1	r0p2
2821794	Programmer	Category C	Checked load crossing 4K boundary might fail to report a tag check fault into TFSR_ELx	r0p0, r0p1	r0p2
2802390	Programmer	Category C	Hardware update of the Access flag or Dirty bit might cause corruption of Allocation Tags for translation table descriptors	r0p0, r0p1	r0p2
2752414	Programmer	Category C	CFP RCTX might fail to invalidate the specified ASID and VMID	r0p0, r0p1	r0p2
2742807	Programmer	Category C	PMU counters might fail to freeze on overflow	r0p0, r0p1	r0p2
2740679	Programmer	Category C	Some PMU events might have incorrect values	r0p0, r0p1	r0p2
2738461	Programmer	Category C	AMU Event 0x0011, Core frequency cycles might increment incorrectly when the core is in WFE state	r0p0, r0p1	r0p2
2711875	Programmer	Category C	Information in some Statistical Profiling Extension packets might be incorrect	r0p0, r0p1	r0p2
2700891	Programmer	Category C	An MTE checked store might report a speculative SError in case of poisoned tags	r0p0	r0p1

ID	Area	Category	Summary	Found in versions	Fixed in version
2694688	Programmer	Category C	Read accesses to memory-mapped RAS registers might fail to return the expected value	r0p0	r0p1
2693172	Programmer	Category C	The PE might not respond to APB accesses to some registers in OFF_EMU state	r0p0	r0p1
2684560	Programmer	Category C	Interrupts might be taken following a Context Synchronization Event when MDSR_EL1.INTdis or EDSCR.INTdis are set	r0p0, r0p1	r0p2
2659723	Programmer	Category C	A continuous flow of snoops and other instructions might prevent a store from becoming visible in finite time	r0p0, r0p1, r0p2	Open
2648296	Programmer	Category C	ESR_ELx for a Breakpoint exception might be incorrect if breakpoints are concurrently disabled through APB	r0p0	r0p1
2631723	Programmer	Category C	RAMINDEX operations accessing the L1 Data cache might fail to return the correct result	r0p0	r0p1
2625934	Programmer	Category C	UNDEFINED exceptions due to EDSCR.SDD might be prioritized over EL2 traps caused by HCR_EL2.TIDCP	r0p0	r0p1
2623527	Programmer	Category C	Setting CPUECTLR2_EL1[11] might cause the PE to deadlock	r0p0	r0p1
2621369	Programmer	Category C	Some PMU events might have incorrect values	r0p0	r0p1
2568091	Programmer	Category C	Cross-4KB Neon/SVE load instructions might observe poison that is present on another cache line	r0p0	r0p1
2561142	Programmer	Category C	Checked First-Fault Neon/SVE load instructions might take a synchronous exception instead of updating FFR upon DBE on L1 Tag and external abort from the system	r0p0	r0p1
2477399	Programmer	Category C	Incorrect transition to Software-Step Active state after OSLAR_EL1.OSLK write followed by ERET	r0p0	r0p1
2464850	Programmer	Category C	Information in some Statistical Profiling Extension packets might be incorrect	r0p0	r0p1
2458921	Programmer	Category C	Checked stores in precise mode might fail to report tag check fails	r0p0, r0p1, r0p2	Open

ID	Area	Category	Summary	Found in versions	Fixed in version
2455243	Programmer	Category C	Crossing 4KB load might report incorrect FFR index	r0p0	r0p1
2430467	Programmer	Category C	Software-step with no instruction step after debug-exit from EL0 with a bad mode in DSPSR	r0p0	r0p1
2303132	Programmer	Category C	Instruction sampling bias exists in SPE implementation	r0p0, r0p1	r0p2

Errata descriptions

Category A

There are no errata in this category.

Category A (rare)

There are no errata in this category.

Category B

3699561

Read of ICH_VMCR_EL2.VBPR1 might return incorrect data based on SCR_EL3.NS

Status

Fault type: Programmer Category B.

Fault status: Present in r0p0, r0p1 and r0p2. Open.

Description

When ICH_VMCR_EL2.VBPR1 is written in Secure state (SCR_EL3.NS==0) and then subsequently read in Non-secure state (SCR_EL3.NS==1), a wrong value might be returned. The same issue exists in the opposite way: write in Non-secure state and read in Secure state. ICH_VMCR_EL2.VBPR1 is an alias of ICV_BPR1_EL1 which is architecturally defined as NOT banked. The RTL erroneously has this register implemented as two separate registers (secure and non-secure copies) banked by SCR_EL3.NS.

Configurations Affected

This erratum affects all configurations.

Conditions

The erratum occurs if all the following conditions apply:

1. The PE is executing at EL3
2. SCR_EL3.NS == 1 or 0
3. The PE executes an MSR ICH_VMCR_EL2.VBPR1 instruction
4. SCR_EL3.NS == 0 or 1 (the opposite value from when the MSR occurred)
5. The PE executes an MRS <dst>, ICH_VMCR_EL2.VBPR1 instruction

Implications

If the conditions are met, the MRS <dst>, ICH_VMCR_EL2.VBPR1 instruction will erroneously return the value that was last written to this field with the opposite SCR_EL3.NS value from which it was read (or the reset value if it was never written in that security state).

Workaround

The workaround is for EL3 software that performs context save/restore on a change of Security state to use a value of SCR_EL3.NS when accessing ICH_VMCR_EL2 that reflects the Security state that owns the data being saved or restored. For example, EL3 software should set SCR_EL3.NS to 1 when saving or restoring the value ICH_VMCR_EL2 for Non-secure (or Realm) state. EL3 software should clear SCR_EL3.NS to 0 when saving or restoring the value ICH_VMCR_EL2 for Secure state.

3645544

TBRE might write to memory for which it does not have write permissions

Status

Fault type: Programmer Category B.

Fault status: Present in r0p0, r0p1, and r0p2. Open.

Description

TBRE might write to memory for which it does not have write permissions.

Configurations affected

This erratum affects all configurations.

Conditions

This erratum occurs under the following conditions:

- TRBLIMITR_EL1.E = 1
- TBRE is stopped due to a stage 1 or stage 2 fault that occurred during the translation for TRBPTR_EL1
- An MSR instruction setting TRBLIMITR_EL1.E = 0 is executed
- An MSR clearing TRBSR_EL1.S is executed

Implications

If the previous conditions are met, TBRE might write to the memory at TRBPTR_EL1 despite the translation for TRBPTR_EL1 having caused a stage 1 fault or a stage 2 fault.

Workaround

For non-virtualized operating systems, no workaround is expected to be required since correctly-written software should place an ISB instruction following the MSR TRBLIMITR_EL1 that clears the E bit. For virtualized operating systems, this erratum can be avoided by ensuring the hypervisor does not expose the support for TBRE to the guest operation system. Arm expects this matches existing usages of TBRE under virtualization.

3456091

MSR PSTATE.SSBS to 0 is not fully self-synchronizing

Status

Fault type: Programmer Category B.

Fault status: Present in r0p0, r0p1 and r0p2. Open.

Description

When PSTATE.SSBS is written to 0, the Arm Architecture specifies that side-effects are guaranteed to be visible to later instructions in the Execution stream. However, for a window of time during speculative execution of **MSR PSTATE.SSBS**, speculative store data bypassing might still occur.

Configurations affected

This erratum affects all configurations.

Conditions

The erratum occurs if the following condition applies:

MSR PSTATE.SSBS executes, setting PSTATE.SSBS to 0.

Implications

Security sensitive code executed shortly after **MSR PSTATE.SSBS** to 0 might not be fully protected by the *Speculative Store Bypass Safe* (SSBS) feature.

Workaround

Software at EL3, EL2, and EL1 should follow writes to the SSBS register with a *Speculation Barrier* (SB) instruction to ensure that the new value of PSTATE.SSBS affects subsequent instructions in the Execution stream under speculation.

A kernel at EL1 or EL2 should not advertise the presence of MRS/MSR instructions to read/write the SSBS register from ELO. Arm expects that kernels provide system calls for ELO software to modify PSTATE.SSBS when the SSBS register is not implemented and that ELO software will use this when the presence of the SSBS register is not advertised.

2940794

Load crossing a 64B boundary might cause data corruption

Status

Fault type: Programmer Category B

Fault status: Present in r0p0, and r0p1. Fixed in r0p2.

Description

Load crossing a 64 Bytes boundary might cause data corruption.

Configurations Affected

This erratum affects all configurations.

Conditions

This erratum can occur when a load instruction is executed and all of the following conditions are met:

- A load instruction R1 loads at least 32 bytes of data to SIMD&FP registers or SVE registers
- The access crosses a 64 bytes boundary
- There are one or more older writes that access at least the same 32 bytes of data as R1

Implications

If the previous conditions are met, and under very specific timing conditions, the load instruction might return incorrect data.

Workaround

This erratum can be avoided by setting CPUACTLR2_EL1[37] = 1:

```
MRS x0, S3_0_C15_C1_1
ORR x0, x0, #1<<37
MSR S3_0_C15_C1_1, x0
```

Setting this bit is expected to have a negligible performance impact.

2926083

Enabling the Statistical Profiling Extension might lead to deadlock

Status

Fault type: Programmer Category B.

Fault status: Present in r0p0 and r0p1. Fixed in r0p2.

Description

When the *Statistical Profiling Extension* (SPE) is enabled, selecting specific operations for sampling might cause the PE to deadlock.

Configurations Affected

This erratum affects configurations with SPE = TRUE.

Conditions

This erratum can occur when SPE is enabled and the following condition is met:

- A Store instruction is selected for sampling and it accesses the same cacheline as an older Store Release.

Implications

When the previous conditions are met, and under very unlikely timing conditions, the PE might deadlock.

Workaround

This erratum can be avoided by setting bits[58:57] = 0b11 in CPUACTLR_EL1:

```
MRS x0, S3_0_C15_C1_0
ORR x0, x0, #3<<57
MSR S3_0_C15_C1_0, x0
```

2844092

Values of FAR_ELx and ESR_ELx on an Instruction Abort might not be consistent with the instruction that generated the fault

Status

Fault Type: Programmer Category B

Fault Status: Present in r0p0, and r0p1. Fixed in r0p2.

Description

If an instruction (F1) is architecturally executed on a PE (PE0) while its mapping is being changed by another PE (PE1), an Instruction Abort generated on PE0 for an instruction F2 that is in program order after F1, might report ESR_ELx and FAR_ELx values consistent with a permission fault being taken on F1.

Configurations Affected

This erratum affects all configurations.

Conditions

This erratum happens when all of the following conditions are met:

- PE0 architecturally executes an instruction F1.
- PE1 concurrently modifies the mapping for F1 in a way that fetching from this mapping would cause a Permission Fault.
- PE0 takes any Instruction Abort exception from any stage of translation for an instruction F2 in program order after F1.
- There is no Context Synchronization Event between the execution of F1 and F2.

Implications

If the previous conditions are met:

- The Prefetch Abort generated for F2 is routed consistently with the cause of the exception.
- The values of ESR_ELx and FAR_ELx for this exception are consistent with an Prefetch Abort caused by a Permission Fault generated by fetching from the mapping for F1 installed by P1.
- ELR_ELx points to F2.

Workaround

This erratum can be avoided by setting CPUACTLR4_EL1[11] = 1


```
MRS x0, S3_0_C15_C1_3
ORR x0, x0, #1 << 11
MSR S3_0_C15_C1_3, x0
```

This is expected to have a negligible performance impact.

2792132

Crossing 4K loads might cause data corruption or deadlock

Status

Fault Type: Programmer Category B.

Fault Status: Present in r0p0, and r0p1. Fixed in r0p2.

Description

Crossing 4K loads might cause data corruption or deadlock.

Configurations Affected

This erratum affects all configurations.

Conditions

This erratum can occur when a Cross4k SVE Non-fault load is executed and all of the following conditions are met:

- the access crosses a 4kB boundary
- the mapping before the 4kB boundary is concurrently being updated by another PE.

Implications

If the previous conditions are met and under very specific timing conditions:

- If the other PE is invaliding the mapping then the index reported inside First Fault Register correspond to the first active element inside the second page. Elements that are before the element reported by FFR will incorrectly be set to 0.
- If the other PE is changing the mapping from Uncacheable/Device to Cacheable, then the PE might deadlock.

Workaround

This erratum can be avoided by setting CPUACTLR2_EL1[26] = 1:

```
MRS x0, S3_0_C15_C1_1
ORR x0, x0, #1<<26
MSR S3_0_C15_C1_1, x0
```

Setting this bit is expected to have a negligible performance impact.

2729604

An FP/SIMD Data-Processing instruction reading a General-Purpose register might cause the core to deadlock

Status

Fault Type: Programmer Category B

Fault Status: Present in r0p0, and r0p1. Fixed in r0p2.

Description

An FP/SIMD Data-Processing instruction reading a General-Purpose register might cause the core to deadlock when executed with a sequence of floating-point division or square-root operations.

Configurations Affected

This erratum affects all configurations.

Conditions

The erratum occurs when all the following conditions are met:

- The PE architecturally executes an FP/SIMD Data-Processing instruction reading a General-Purpose register.
- The PE executes a sequence of at least four floating-point division or square-root operations, even if these are interleaved with other instructions or executed as part of a wrong speculative path.

Implications

If the conditions are met, in the presence of a pipeline flush (due to a branch mispredict, an exception being taken or other microarchitectural conditions causing a pipeline flush) and under specific timing conditions, the PE can deadlock.

Workaround

This erratum can be avoided by setting bits[61:60] in CPUACTLR_EL1:

```

MRS      x0, S3_0_C15_C1_0
ORR      x0, x0, #(1<<60)
ORR      x0, x0, #(1<<61)
MSR      S3_0_C15_C1_0, x0

```

Setting these bits might impact the performance of workloads heavily relying on floating-point division or square-root operations.

2724969

Read requests generated by the L2 data prefetcher might generate MPAM information using PARTID_I/PMG_I rather than PARTID_D/PMG_D

Status

Fault Type: Programmer Category B

Fault Status: Present in r0p0, and r0p1. Fixed in r0p2.

Description

When the L2 data prefetcher is enabled, read requests should generate MPAM information using PARTID_D/PMG_D. When the erratum occurs, the generated MPAM information is instead generated using PARTID_I/PMG_I.

Configurations Affected

This erratum affects all configurations.

Conditions

This erratum occurs when the L2 data prefetcher is enabled and generates accesses in a context where generation of MPAM information is enabled.

Implications

When the previous conditions are met, read requests generated by the L2 data prefetcher might generate MPAM information using PARTID_I/PMG_I rather than PARTID_D/PMG_D.

Workaround

This erratum can be avoided by programming PARTID_I/PMG_I to the same values as PARTID_D/PMG_D.

2641656

Data Cache Clean operations by VA might cause the PE to deadlock

Status

Fault Type: Programmer Category B.

Fault Status: Present in r0p0. Fixed in r0p1.

Description

Under specific timing conditions, the execution of a Data Cache Clean operation by *Virtual Address* (VA) to the Point of Coherency, Point of Persistence, or Point of Deep Persistence might cause the *Processing Element* (PE) to deadlock.

Configurations Affected

This erratum affects all configurations.

Conditions

The erratum occurs under the following conditions:

- The core executes one of the following Data Cache Clean (not Invalidating) operations by VA to the Point of Coherency, Persistence, or Deep Persistence:
 - DC CGDVAC
 - DC CGDVADP
 - DC CGDVAP
 - DC CGVAC
 - DC CGVADP
 - DC CGVAP
 - DC CVAC
 - DC CVADP
 - DC CVAP
- The line is present in Dirty state in the L2 cache.
- A forwarding snoop to the same line is received before the operation completes.

Implications

If the previous conditions are met, under specific micro-architectural and timing conditions, the PE can deadlock.

Workaround

- For Clean operations to the Point of Coherency, set bit[10] of CPUACTLR2_EL1, which changes them to Clean and Invalidate operations.
- There is no workaround for Clean operations to the Point of Persistence or Deep Persistence. These are not expected to be used on sample silicon.

2621464

Values of FAR_ELx and ESR_ELx on an Instruction Abort might not be consistent with the instruction that generated the fault

Status

Fault Type: Programmer Category B

Fault Status: Present in r0p0. Fixed in r0p1.

Description

If an instruction (F1) is architecturally executed on a PE (PE0) while its mapping is being changed by another PE (PE1), an Instruction Abort generated on PE0 for an instruction F2 that is in program order after F1, might report ESR_ELx and FAR_ELx values consistent with a fault being taken on F1.

Configurations Affected

This erratum affects all configurations.

Conditions

This erratum happens when all of the following conditions are met:

- PE0 architecturally executes an instruction F1
- PE1 concurrently modifies the mapping for F1 in a way that fetching from this mapping would cause a Permission Fault
- PE0 takes any of the following exceptions for an instruction F2 in program order after F1:
 - an Instruction Abort because of a Permission Fault
 - a Breakpoint exception, and F1 and F2 are within the same 32B-aligned, 32B granule
- There is no Context Synchronization Event between the execution of F1 and F2.

Implications

If the previous conditions are met:

- The Instruction Abort or Breakpoint exception generated for F2 is routed consistently with the cause of the exception.
- The values of ESR_ELx and FAR_ELx for this exception are consistent with an Instruction Abort caused by a Permission Fault generated by fetching from the mapping for F1 installed by P1.
- ELR_ELx points to F2

Workaround

This erratum can be avoided by ensuring that break-before-make is used when transitioning a page from Executable to Non-Executable.

2615075

CPU might violate restrictions on instructions fetches when all stages of translation are disabled

Status

Fault Type: Programmer Category B

Fault Status: Present in r0p0. Fixed in r0p1.

Description

CPU might violate restrictions on instructions fetches when all stages of translation are disabled.

Configurations Affected

This erratum affects all configurations.

Conditions

This erratum occurs when all the following conditions are met:

- All stages of translation are disabled for the current execution context
- For any 32-bit-aligned, 32-bit memory block between the current architectural PC and the end of the next 4KB granule:
 - the memory block contains an AArch64 branch opcode
 - the memory block is not accessed as part of a simple sequential execution of the program
 - This might happen, for example, if there is data placed after instructions in the same 4KB granule of memory.
- PSTATE.SBS=1

Implications

When the above conditions are met, the PE might access memory locations as a result of instruction fetches where none of the conditions described in the Arm Architecture Reference Manual for A-profile architecture (issue H.a, section: D5.2.9 The effects of disabling a stage of address translation) are met:

- The memory location is in the same block of memory as, or in the next contiguous block of memory to, an instruction that a simple sequential execution of the program either requires to be fetched now or has required to be fetched since the last reset.
- The memory location is the target of a direct branch that a simple sequential execution of the program would have taken since the most recent of:
 - the last reset
 - the last synchronization of instruction cache maintenance targeting the address of the branch instruction

Workaround

This erratum can be avoided by setting `PSTATE.SSBS=0` when all stages of translation are disabled.

2561043

Speculatively executing 4KB-crossing loads might lead to data corruption

Status

Fault Type: Programmer Category B.
Fault Status: Present in r0p0. Fixed in r0p1.

Description

Executing loads crossing a 4KB boundary might cause such loads to return incorrect data, leading to data corruption.

Configurations Affected

This erratum affects all configurations.

Conditions

The erratum occurs if all of the following conditions are met:

1. The processing element (PE) speculatively executes a 4KB-crossing load R1.
2. Other rare microarchitectural conditions occur.

Implications

If the previous conditions are met and under very specific timing conditions, it is possible for R1 to return corrupted data.

Workaround

This erratum can be avoided by setting bit[26] in CPUACTLR2_EL1:

```
MRS x0, S3_0_C15_C1_1
ORR x0, x0, #1<<26
MSR S3_0_C15_C1_1, x0
```

Setting this bit is not expected to have a significant performance impact.

2463007

Reads of CNTVCTSS_ELO might be performed speculatively

Status

Fault Type: Programmer Category B

Fault Status: Present in r0p0. Fixed in r0p1.

Description

Reads of CNTVCTSS_ELO might be performed speculatively with respect to older instructions other than MRS/MSR instructions.

Configurations Affected

This erratum affects all configurations.

Conditions

The erratum occurs if the PE executes an MRS CNTVCTSS_ELO that does not generate a trap.

Implications

If the previous conditions are met, the timer value might be read speculatively. In particular, when using the following sequence, the MRS of CNTVCTSS_ELO might be performed before the LDR X1 is observed.

```
loop
    LDR X1, [X2]
    CMP X1, #1
    B.NE loop
    MRS X1, CNTVCTSS_ELO
```

Workaround

This erratum can be avoided by using the following sequence:

```
MOV x0, #2
MSR s3_6_c15_c8_0, x0
ISB
LDR x0, =0xd53be0c0
MSR s3_6_c15_c8_2, x0
LDR x0, =0xfffffffffe0
MSR s3_6_c15_c8_3, x0
MOV x1, #0
ORR x1, x1, #1<<0
ORR x1, x1, #3<<4
ORR x1, x1, #0xf<<6
ORR x1, x1, #1<<13
```

```
ORR x1, x1, #1<<53  
MSR s3_6_c15_c8_1, x1  
ISB
```

Category B (rare)

2689241

Concurrent modification and execution of instructions in the same PE might not succeed

Status

Fault type: Programmer Category B (rare).
Fault status: Present in r0p0. Fixed in r0p1.

Description

When a *Processing Element* (PE) performs a sequence to modify instructions, the IC instruction in that sequence might fail to properly invalidate the instruction cache if the modified instructions were being concurrently executed.

Configurations affected

This erratum affects all configurations.

Conditions

The erratum occurs when all of the following conditions are met:

- The PE executes store instructions to address A1 to modify instructions
- The PE might be concurrently, speculatively executing instructions from A1
- A1 is present in the L1 data cache
- Rare micro-architectural timing conditions occur

Implications

If the previous conditions are met, the PE on which the instruction modification sequence was performed might observe the previous opcodes for an indefinite amount of time. Other PEs will observe the updated opcodes.

Workaround

This erratum can be avoided by executing the following sequence:

```
MOV x0, #0
MSR s3_6_c15_c8_0, x0
ISB
```

```
LDR x0, =0xd503339f
MSR s3_6_c15_c8_2, x0
LDR x0, =0xffffffff3ff
MSR s3_6_c15_c8_3, x0
MOV x0, #0
ORR x0, #1<<0
ORR x0, #3<<4
ORR x0, #0xf<<6
ORR x0, #1<<20
ORR x0, #1<<31
ORR x0, #1<<50
ORR x0, #1<<13
ORR x0, #1<<21
ORR x0, #1<<43
MSR s3_6_c15_c8_1, x1
```

This sequence will cause a trap to EL3 when specific micro-architectural conditions related to the erratum are met.

The trap handler in EL3 must execute the following sequence:

```
MRS x0, ELR_EL3
ADD x0, x0, #4
MSR ELR_EL3, x0
ERET
```

Category C

3655256

ESR.IESB can have an incorrect value on SError

Status

Fault type: Programmer Category C.

Fault status: Present in r0p0, r0p1, and r0p2. Open.

Description

ESR.IESB is supposed to be set only when getting an SError during the IESB phase of an exception entry or exit, and if SError exception is taken after this exception entry/exit. Instead, it can be incorrectly set to 1 or 0.

Configurations affected

This erratum affects all configurations.

Conditions

The erratum occurs if all the following conditions apply, and ESR.IESB for the SError exception might incorrectly be set to 1:

- SCTLR_ELx.IESB is set for any ELx, or SCR_EL3.EA & SCR_EL3.NMEA is set
- An SError arrives

The erratum also occurs if all the following conditions apply, and ESR.IESB for the SError exception, which is taken after exception entry, will incorrectly be set to 0:

- An exception entry other than SVC/HVC/SMC is taken, targeting EL1 or EL2
- SCTLR_ELx.IESB is set, where x is the target EL
- An SError arrives during exception entry

Implications

ESR.IESB on SError exceptions is not correct.

Workaround

There is no workaround.

3655076

PSTATE.{PAN,UAO} synchronization might not be honored while MSR PSTATE is speculative

Status

Fault type: Programmer Category C.

Fault status: Present in r0p0, r0p1, and r0p2. Open.

Description

When software directly writes PSTATE.PAN or PSTATE.UAO with an MSR instruction, the Arm Architecture specifies that side-effects are guaranteed to be visible to later instructions in the Execution stream. However, for a window of time prior to the execution of MSR PSTATE.{PAN,UAO}, instructions following the MSR might speculatively execute with the old context, prior to re-executing non-speculatively under the new, expected context.

Configurations affected

This erratum affects all configurations.

Conditions

The erratum occurs if the following condition applies:

- MSR PSTATE.{PAN or UAO} executes

Implications

Speculative execution of instructions using stale PSTATE.{UAO,PAN} context could in theory present a window of opportunity for a security attack. However, Arm security team has evaluated the practical risk to be very low, given the use-cases of the bits in question and the complexity involved in exploiting.

Workaround

A workaround is not expected to be required.

3637708

EDSCR.STATUS not updated on Halting Step when a Load-Exclusive instruction generates a synchronous exception

Status

Fault type: Programmer Category C.

Fault status: Present in r0p0, r0p1 and r0p2. Open.

Description

When a Load-Exclusive instruction is executed with Halting Step enabled, EDSCR.STATUS is not updated if the Load-Exclusive instruction causes a synchronous exception.

Configurations affected

This erratum affects all configurations.

Conditions

This erratum occurs under the following conditions:

1. In Debug state, the debugger enables Halting Step
2. Debug state is exited and a Load-Exclusive instruction (LDX*/LDAX*) is stepped
3. The Load-Exclusive generates a synchronous exception while executing

Implications

If the conditions are met, EDSCR.STATUS will not be updated.

Workaround

There is no workaround.

3072740

SVE first faulting load crossing a 64B boundary might silently corrupt data in case of double external abort

Status

Fault Type: Programmer Category C.

Fault Status: Present in r0p0, r0p1, and r0p2. Open.

Description

SVE first faulting load crossing a 64B boundary might silently corrupt data in case of double external abort.

Configurations Affected

This erratum affects all configurations.

Conditions

This erratum occurs under the following conditions:

- A load instruction is executed
- A load instruction R1 loads at least 32 bytes of data to SIMD&FP registers or SVE registers
- The access is mapped to cacheable memory
- The access crosses a 64 bytes boundary
- An external abort response is sent by the system for both 64B regions
- Very specific micro-architectural timing conditions occur

Implications

If the previous conditions are met, the load instruction might behave as follows:

- the First Fault Register is updated to the first active element after the 64B boundary
- data for all active elements will be set to 0

Workaround

There is no workaround.

2940640

Use of Tagged pages when Tag Checking is disabled might cause significant performance degradation

Status

Fault type: Programmer Category C

Fault status: Present in r0p0, and r0p1. Fixed in r0p2.

Description

Use of Tagged pages when Tag Checking is disabled might cause significant performance degradation.

Configurations Affected

This erratum affects all configurations.

Conditions

This erratum can occur when a load instruction is executed and all of the following conditions are met:

- An older store instruction was executed at the same address, using pages marked with Tagged memory attribute
- AArch64.AccessIsTagChecked() returns False. That is, any of the following conditions are met:
 - Access to allocation tags is disabled for the current EL by the appropriate SCTLR_ELx.ATA bits (as defined by AArch64.AllocationTagAccessIsEnabled() returning False)
 - The effective value of TBI for the current EL is 0
 - The effective value of TCMA for the current EL is 0
 - PSTATE.TCO is 1

Implications

When the previous conditions are met, the affected load instruction might incur extra latency, resulting in a significant performance degradation.

Workaround

No workaround is required, because Arm does not expect the conditions for the erratum to be met in typical MTE deployment scenarios.

2821794

Checked load crossing 4K boundary might fail to report a tag check fault into TFSR_ELx

Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, and r0p1. Fixed in r0p2.

Description

A checked load crossing the 4K boundary might ignore a tag check fail on any bytes before the 4K boundary, leading to TFSR_ELx not being updated (SCTLR_ELx.TCF=0b10).

Configurations Affected

This erratum affects configurations with BROADCASTMTE=1.

Conditions

The *Processing Element* (PE) is running with Memory Tagging enabled in asynchronous mode (SCTLR_ELx.TCF=0b01).

Additionally, the PE is executing the following instructions:

1. Checked load crossing 4K boundary, observing a tag check fail on any bytes before the 4KB boundary.
2. A younger load cross 4K boundary taking any type of Data Abort.
3. Both loads are speculatively executed with very specific timing conditions.

Implications

If the previous conditions are met, checked load (1) might not report the tag check fail result inside TFSR_ELx, causing a minor loss in term of tag check fail detection coverage.

Workaround

This erratum has no workaround.

2802390

Hardware update of the Access flag or Dirty bit might cause corruption of Allocation Tags for translation table descriptors

Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, and r0p1. Fixed in r0p2.

Description

The Allocation Tags for a descriptor might be corrupted in case of hardware update of the Access flag or Dirty bit.

Configurations Affected

This erratum affects all configurations.

Conditions

The erratum occurs when all the following conditions are met:

1. BROADCASTMTE=1
2. The PE successfully performs an hardware update of either the Access flag or the Dirty bit
3. Specific microarchitectural conditions occur

Implications

If the previous conditions are met, the core will set the Allocation Tags in the 64B-aligned, 64B granule containing the translation table entry that was updated to 0.

Workaround

Arm expects that the majority of software will not use tag checked accesses to manipulate translation tables, and hence no workaround is required. Software using tag checked accesses can force an unchecked logical address tag when manipulating translation tables.

2752414

CFP RCTX might fail to invalidate the specified ASID and VMID

Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, and r0p1. Fixed in r0p2.

Description

When a *Processing Element* (PE) performs a CFP RCTX instruction from EL0 or EL1, the ASID, VMID, Secure State, or Execution Level targeted by the instruction might not be the ones specified by the architecture.

Configurations Affected

This erratum affects all configurations.

Conditions

1. A CFP RCTX might fail to invalidate predictions associated with the required ASID when all of the following conditions are met:
 - A CFP RCTX instruction is executed from EL0.
 - The specified ASID (bits[15:0] of the instruction) is different from the current ASID.
2. A CFP RCTX might fail to invalidate predictions associated with the required VMID when all of the following conditions are met:
 - A CFP RCTX instruction is executed from the EL1&0 translation regime.
 - VTCR_EL2.VS = 1.
 - Bits[15:8] of the specified VMID differ from bits[15:8] of the current VMID.
3. A CFP RCTX might fail to invalidate predictions associated with the required Secure State and Execution Level when executed from an Exception Level different than EL0.

Implications

If the previous conditions are met, the PE might invalidate the Control Flow Prediction information associated with the context specified in the register argument instead of the information associated with the context required to be invalidated.

Workaround

Points 1 and 2 of this erratum can be avoided by trapping CFP RCTX instructions to EL2 and have the hypervisor execute the CFP instruction with the correct arguments. Arm expects that most hypervisors already operate this way.

Point 3 of this erratum can be avoided by:

- Setting HCR_EL2.TGE=0 when executing a CFP RCTX operation meant to invalidate EL1.
- Setting SCR_EL3.NS to the expected Secure State targeted by the CFP RCTX.
- Setting GASID=1 field when executing a CFP RCTX operation meant to invalidate all ASID.

2742807

PMU counters might fail to freeze on overflow

Status

Fault Type: Programmer Category C.
Fault Status: Present in r0p0, and r0p1. Fixed in r0p2.

Description

PMU counters might fail to freeze on overflow.

Configurations Affected

This erratum affects all configurations.

Conditions

This erratum occurs when all of the following conditions are met:

- PMCR_ELO.FZO=1
- MDCR_EL2.HPMN is set to the number of implemented PMU counters
- Any of the bits in PMOVSLR_ELO becomes set

Implications

When the above conditions are met, PMCR_ELO.FZO will fail to take effect, and enabled PMU counters that have not overflowed will continue counting.

Workaround

This erratum can be avoided by setting MDCR_EL2.HPMN to a value smaller than the number of implemented PMU counters.

2740679

Some PMU events might have incorrect values

Status

Fault type: Programmer Category C

Fault status: Present in r0p0, r0p1. Fixed in r0p2.

Description

Some *Performance Monitoring Unit* (PMU) events might be counted incorrectly and either be incremented in situations where they should not, or fail to be incremented in situations where they should.

Configurations affected

This erratum affects all configurations.

Conditions

The erratum occurs if a given PMU counter is configured to count the following event under the listed situation:

- 0x0077, CRYPTO_SPEC
- In the following situation:
 - Instructions from the SVE2 Crypto Extensions instruction are not counted as CRYPTO_SPEC.

The erratum occurs if a given PMU counter is configured to count one of the following events, resulting in events that might be significantly undercounted:

- 0x003D, STALL_SLOT_BACKEND
- 0x003F, STALL_SLOT
- 0x002A, L3D_CACHE_REFILL
- 0x0058, L2D_CACHE_INVALID
- 0x0070, LD_SPEC

The erratum occurs if a given PMU counter is configured to count one of the following events, resulting in events that might be significantly overcounted:

- 0x002B, L3D_CACHE
- 0x00A0, L3D_CACHE_RD
- 0x0071, ST_SPEC

Implications

If the previous conditions are met, the affected PMU events will be incorrect.

Workaround

This erratum has no workaround.

2738461

AMU Event 0x0011, Core frequency cycles might increment incorrectly when the core is in WFE state

Status

Fault Type: Programmer Category C.

Fault Status: Present in r0p0, r0p1. Fixed in r0p2.

Description

The core frequency cycles *Activity Monitor Unit* (AMU) event may not count correctly when the core is in *Wait For Event* (WFE) state and the clocks in the core are enabled.

Configurations Affected

This erratum affects all configurations.

Conditions

This erratum occurs under the following conditions:

1. The architected activity monitor counter register 0 (AMEVCNTR00) is enabled.
2. The core executes a WFE instruction.
3. The clocks in the core are never disabled, or
4. The clocks in the core are temporarily enabled without causing the core to exit WFE state due to one of the following events:
 - A system snoop request that must be serviced by the core L1 data cache or the L2 cache.
 - A cache or Translation Lookaside Buffer (TLB) maintenance operation that must be serviced by the core L1 instruction cache, L1 data cache, L2 cache, or TLB.
 - An access on the Utility bus interface.
 - A Generic Interrupt Controller (GIC) CPU access or debug access through the Advanced Peripheral Bus (APB) interface.

Implications

The core frequency cycles AMU event will continue to increment when clocks are enabled even though the core is in WFE state. Arm expects this to be a minor issue as the resulting discrepancies will likely be negligible from the point of view of consuming these counts in the system firmware at the 1ms level.

Workaround

There is no workaround.

2711875

Information in some Statistical Profiling Extension packets might be incorrect

Status

Fault Type: Programmer Category C.

Fault Status: Present in rOp0, rOp1. Fixed in rOp2.

Description

Some information contained in the *Statistical Profiling Extension* (SPE) packets might be incorrect.

Configurations Affected

This erratum affects configurations with SPE=TRUE.

Conditions

No specific conditions are required to hit this erratum.

Implications

- The Operation Type packet field CLASS[1:0] might be incorrect if the tracked operation is one of:
 - LDRAA or LDRAB instruction. The instructions are incorrectly assigned a type of 'Other', and the information presented in the corresponding SPE packet is consistent with a packet of type 'Other'.

This also affects filtering of the packets whenever filtering is configured to use some of the affected packet contents.

Workaround

This erratum has no workaround.

2700891

An MTE checked store might report a speculative SError in case of poisoned tags

Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0. Fixed in r0p1.

Description

A Tag-Checked store instruction that observes poison during the tag check operation might report an SError even if the store is not architecturally executed.

Configurations Affected

All configurations with CORE_CACHE_PROTECTION set to TRUE are affected.

Conditions

The erratum occurs under the following conditions:

- The core executes a Tag-Checked store instruction.
- The store observes poison on the allocation tags while performing the tag check operation.
- The store is not architecturally executed and is discarded as a result of an older branch misprediction, interrupt, or other microarchitectural conditions causing a pipeline flush.

Implications

If the previous conditions are met, the core might report an SError for an instruction that is not architecturally executed.

This makes the CPU contradict the value of the ID_AA64MMFR1_EL1.SpecSEI, behaving as if it were 0b0001.

Workaround

This erratum has no workaround.

2694688

Read accesses to memory-mapped RAS registers might fail to return the expected value

Status

Fault Type: Programmer Category C.

Fault Status: Present in r0p0. Fixed in r0p1.

Description

Read accesses to some memory-mapped RAS registers might fail to return the expected value.

Configurations Affected

This erratum affects all configurations.

Conditions

This erratum occurs when accessing one of the following registers through the memory-mapped interface to the RAS registers:

- ERRGSR
- ERRDEVAFF
- ERRDEVARCH
- ERRDEVID

Implications

When the above conditions are met, reads of the affected registers will always return 0.

Workaround

This erratum has no workaround.

2693172

The PE might not respond to APB accesses to some registers in OFF_EMU state

Status

Fault Type: Programmer Category C.

Fault Status: Present in r0p0. Fixed in r0p1.

Description

The *Processing Element* (PE) might not respond to APB accesses to some registers in OFF_EMU.

Configurations Affected

This erratum affects all configurations.

Conditions

This erratum occurs when all of the following conditions are met:

- The PE is in OFF_EMU state.
- An APB access to one of the following registers:
 - DBGBVR<n>
 - DBGBCR<n>
 - DBGWVR<n>
 - DBGWCR<n>
 - EDWAR
 - EDITR
 - EDECCR

Implications

When the above conditions are met, the PE stop responding to APB traffic while it remains in OFF_EMU state.

Workaround

This erratum has no workaround.

2684560

Interrupts might be taken following a Context Synchronization Event when MDSR_EL1.INTdis or EDSCR.INTdis are set

Status

Fault Type: Programmer Category C.

Fault Status: Present in r0p0, and r0p1. Fixed in r0p2.

Description

When an interrupt is pending when executing a *Context Synchronization Event* (CSE) that synchronizes setting MDSR_EL1.INTdis or EDSCR.INTdis to 1, the interrupt might be taken immediately after the CSE and before any subsequent instructions, even though interrupts should be disabled.

Configurations Affected

This erratum affects all configurations.

Conditions

The erratum occurs if all of the following conditions are met:

- ExternalInvasiveDebugEnabled() or ExternalSecureInvasiveDebugEnabled() is TRUE
- One of the following conditions is met:
 - the PE executes an MSR MDSCR_EL1 setting INTdis to 1
 - an external agent sets EDSCR.INTdis to 1
- An interrupt is pending when the CSE synchronizing the change to INTDis is performed.

Implications

The interrupt is taken immediately after the CSE and before executing any subsequent instruction.

Workaround

- When INTdis is set using MSR MDSCR_EL1, no workaround is required.
- When INTdis is set using a write to EDSCR, this erratum can be avoided by executing a CSE before existing Debug State.

2659723

A continuous flow of snoops and other instructions might prevent a store from becoming visible in finite time

Status

Fault Type: Programmer Category C.

Fault Status: Present in r0p0, r0p1, and r0p2. Open.

Description

A continuous flow of snoops from other cores combined with a continuous flow of other instructions might prevent an older store from becoming visible in finite time.

Configurations Affected

This erratum affects all configurations.

Conditions

The erratum occurs under all of the following conditions:

- Core0 executes a store to cacheable address A.
- Core1 executes a continuous flow of loads or stores at address A.
- Core0 executes a continuous flow of loads or stores operations to another address B.

Implications

If the above conditions are met, the store operation executed on the Core0 might not be visible in finite time. The core itself keeps performing forward progress and stays interruptible.

Workaround

No workaround is deemed necessary for this erratum.

2648296

ESR_ELx for a Breakpoint exception might be incorrect if breakpoints are concurrently disabled through APB

Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0. Fixed in r0p1.

Description

Configurations Affected

This erratum affects all configurations.

Conditions

This erratum happens when all of the following conditions are met:

- The PE architecturally executes an ERET instruction that causes PSTATE.IL to be set to 1
- A breakpoint was set to hit on the target address of the ERET instruction
- An external debugger concurrently disables this breakpoint through the APB interface

Implications

If the above conditions are met:

- The PE generates an exception that will be routed consistently with a Breakpoint exception
- The value of ESR_ELx for this exception is consistent with an Illegal Execution state exception
- ELR_ELx and FAR_ELx correctly point to the instruction that generated the exception

Workaround

This erratum has no workaround.

2631723

RAMINDEX operations accessing the L1 Data cache might fail to return the correct result

Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0. Fixed in r0p1.

Description

RAMINDEX operations accessing the L1 Data cache might fail to return the correct result.

Configurations Affected

This erratum affects all configurations.

Conditions

This erratum occurs when all the following conditions are met:

- a RAMINDEX operation targeting the L1 Data cache ($Xt[31:24]=0x9$)
- the operation targets an address with $VA[5:4]='b11$

Implications

If the previous conditions are met, the RAMINDEX operation will fail to populate the operation result registers (IMP_DSIDE_DATA0_EL3 and IMP_DSIDE_DATA1_EL3) with the value from the targeted RAM location.

Workaround

This erratum has no workaround.

2625934

UNDEFINED exceptions due to EDSCR.SDD might be prioritized over EL2 traps caused by HCR_EL2.TIDCP

Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0. Fixed in r0p1.

Description

For MSR instructions to IMPLEMENTATION DEFINED registers which have access controlled by an EL3 register, UNDEFINED exceptions due to EDSCR.SDD are incorrectly prioritized over EL2 traps caused by HCR_EL2.TIDCP.

Configurations Affected

This erratum affects all configurations.

Conditions

This erratum occurs when all the following conditions are met:

- the PE is in the following state:
 - PSTATE.EL == EL1
 - HCR_EL2.TIDCP == 1
 - EDSCR.SDD == 1
 - Halted() returns TRUE
- the PE executes an MSR instruction to one of the following registers:
 - IMP_CPUACTLR2_EL1 and ACTLR_EL3.ACTLREN == 0
 - IMP_CPUACTLR3_EL1 and ACTLR_EL3.ACTLREN == 0
 - IMP_CPUACTLR4_EL1 and ACTLR_EL3.ACTLREN == 0
 - IMP_CPUACTLR_EL1 and ACTLR_EL3.ACTLREN == 0
 - IMP_CPUECTLR2_EL1 and ACTLR_EL3.ECTLREN == 0
 - IMP_CPUECTLR_EL1 and ACTLR_EL3.ECTLREN == 0
 - IMP_CPUPMPDPCR_EL1 and ACTLR_EL3.PDPEN == 0
 - IMP_CPUPWRCTLR_EL1 and ACTLR_EL3.PWREN == 0

Implications

When the previous conditions are met, the UNDEFINED exception caused by EDSCR.SDD will be prioritized over the EL2 trap caused by HCR_EL2.TIDCP.

Workaround

This erratum has no workaround.

2623527

Setting CPUECTLR2_EL1[11] might cause the PE to deadlock

Status

Fault Type: Programmer Category C.
Fault Status: Present in r0p0. Fixed in r0p1.

Description

Setting CPUECTLR2_EL1[11] might cause the *Processing Element* (PE) to deadlock.

Configurations Affected

This erratum affects all configurations.

Conditions

The erratum occurs if all the following conditions apply:

- PSTATE.SSBS is set to 0.
- CPUECTLR2_EL1[11] is set to 1.

Implications

If the conditions are met, the PE might deadlock.

Workaround

This erratum can be avoided by setting CPUECTLR2_EL1[11] to 0 using the following sequence

```
MRS x0, S3_0_C15_C1_5
BFC x0, #11, #1
MSR S3_0_C15_C1_5, x0
```

This bit resets to 0, therefore this workaround is only necessary for software that changed its default value.

2621369

Some PMU events might have incorrect values

Status

Fault Type: Programmer Category C
Fault Status: Present in r0p0. Fixed in r0p1.

Description

Some *Performance Monitoring Unit* (PMU) events might be counted incorrectly and either be incremented in situations where they should not, or fail to be incremented in situations where they should.

Configurations Affected

This erratum affects all configurations.

Conditions

The erratum occurs if a given PMU counter is configured to count one of the following events:

- 0x0029, L3D_CACHE_ALLOCATE
- 0x0050, L2D_CACHE_RD
- 0x8148, L2D_CACHE_RW

The erratum occurs if a given PMU counter is configured to count one of the following events under the listed situations:

- 0x0074, ASE_SPEC
- 0x0075, VFP_SPEC
- 0x0077, CRYPTO_SPEC
- 0x80E3, SVE_INST_SPEC
- In the following situations:
 - Advanced SIMD data-processing instructions might incorrectly be counted as VFP_SPEC instead of ASE_SPEC
 - FCSEL instructions might be counted as ASE_SPEC instead of VFP_SPEC
 - PMUL instructions from the 'Advanced SIMD three same' instruction class might be counted as CRYPTO_SPEC instead of ASE_SPEC
 - Instructions from the SVE2 Crypto Extensions instruction list might be counted as CRYPTO_SPEC in addition to SVE_INST_SPEC

The erratum occurs if a given PMU counter is configured to count one of the following events under the listed situations:

- 0x80E7, ASE_SVE_INT16_SPEC

- 0x80EB, ASE_SVE_INT32_SPEC
- 0x80EF, ASE_SVE_INT64_SPEC
- In the following situations:
 - FCSEL instructions might be counted
 - PMUL instructions from the 'Advanced SIMD three same' instruction class might fail to be counted

The erratum occurs if a given PMU counter is configured to count one of the following events under the listed situation:

- 0x8014, FP_HP_SPEC
- 0x8018, FP_SP_SPEC
- 0x801C, FP_DP_SPEC
- In the following situation:
 - FCSEL instructions might fail to be counted

Implications

If the previous conditions are met, the affected PMU events will be incorrect.

Workaround

This erratum has no workaround.

2568091

Cross-4KB Neon/SVE load instructions might observe poison that is present on another cache line

Status

Fault Type: Programmer Category C.

Fault Status: Present in r0p0. Fixed in r0p1.

Description

A cross-4KB load might transiently observe poisoned data that is present on another cache line, leading to a spurious synchronous External abort.

Configurations Affected

This erratum affects configurations with `CORE_CACHE_PROTECTION=1`.

Conditions

The erratum can occur if the following conditions are met:

1. A Neon/SVE load instruction is executed, reading at least 32 bytes of data.
2. The load crosses a 4KB boundary, and its memory attributes are cacheable.
3. Poisoned data is present in another cache line inside of the first 4KB page.
4. Rare micro-architectural conditions occur.

Implications

If the above conditions occur, the load might incorrectly observe the poison information and report a Synchronous External Abort.

Workaround

There is no workaround.

2561142

Checked First-Fault Neon/SVE load instructions might take a synchronous exception instead of updating FFR upon DBE on L1 Tag and external abort from the system

Status

Fault Type: Programmer Category C.

Fault Status: Present in r0p0. Fixed in r0p1.

Description

A checked First-Fault load might take a synchronous exception instead of updating FFR in case it observes DBE on L1 TagRam and external abort from the system.

Configurations Affected

This erratum affects configurations with CORE_CACHE_PROTECTION=1 and BROADCASTMTE=1.

Conditions

The erratum can occur if the following conditions are met:

1. MTE is enabled in asymmetric checking mode (SCTLR_ELx.TCF='b11).
2. PE executes a checked Neon/SVE load observing a DBE on L1 TagRam and an external abort from the system.
3. Rare micro-architectural conditions occur.

Implications

If the above conditions occur, the load might incorrectly take a synchronous exception instead of silently reporting the fault inside FFR.

ESR/FAR_ELx are correctly reported on the synchronous exception.

Workaround

There is no workaround.

2477399

Incorrect transition to Software-Step Active state after OSLAR_EL1.OSLK write followed by ERET

Status

Fault Type: Programmer Category C.

Fault Status: Present in r0p0. Fixed in r0p1.

Description

When executing an ERET instruction, synchronization of pending changes to OSLAR_EL1.OSLK does not take effect correctly, resulting in a transition of Software-Step state-machine to Active state.

Configurations Affected

This erratum affects all configurations.

Conditions

This erratum occurs when all of the following conditions are met:

- The *Processing Element* (PE) is executing at the Exception Level ELx
- The software-step is enabled at a lower exception level, ELy
- The following two instructions are executed:
 - MSR OSLAR_EL1 that sets the OSLK bit to 1
 - this disables software-step at ELy
 - ERET to ELy

Implications

If the above conditions are met, Software-Step will incorrectly transition to Active state instead of staying in an Inactive state. The Software-Step exception can happen immediately after ERET, or after one stepped instruction, depending on the value of SPSR_ELx.SS before ERET.

Workaround

This erratum can be avoided by not relying on ERET to synchronize the change to OSLAR_EL1.OSLK, and to use an explicit ISB instruction instead. It is expected that most operating systems already do this in practice.

2464850

Information in some Statistical Profiling Extension packets might be incorrect

Status

Fault Type: Programmer Category C
Fault Status: Present in r0p0. Fixed in r0p1.

Description

Some information contained in the *Statistical Profiling Extension* (SPE) packets might be incorrect.

Configurations Affected

This erratum affects configurations with SPE=TRUE.

Conditions

No specific conditions are required to hit this erratum.

Implications

- The Events packet fields E[9] 'Last level cache miss', and E[8] 'Last level cache access' might be wrong if the tracked operation is one of:
 - an Atomic memory operation, LD<op> or ST<op>
 - a Swap instruction
 - a Compare and Swap instruction

This also affects filtering of the packets whenever filtering is configured to use some of the affected packet contents.

Workaround

This erratum has no workaround.

2458921

Checked stores in precise mode might fail to report tag check fails

Status

Fault Type: Programmer Category C.

Fault Status: Present in r0p0, r0p1, and r0p2. Open.

Description

When *Memory Tagging Extension* (MTE) is used in Synchronous mode, the Tag-Check-read performed by a load or store instruction might fail to be ordered with respect to older instructions with acquire semantics. This ordering violation might lead to the store instruction writing to memory in cases where it should have failed its tag check.

Configurations Affected

This erratum affects configurations with BROADCASTMTE=1.

Conditions

The erratum occurs when all the following conditions are met:

- MTE is enabled in precise checking mode (SCTLR_ELx.TCF='b01).
- An instruction R1 with acquire semantics is executed. R1 can be one of:
 - Any LDAR* or LDAP* instruction.
 - Any SWP*, CAS* or LD* Atomic instruction with acquire semantics.
- A tag-checked load or store instruction W3, performing a Tag-Check-read R2, is executed.
- R1 is in program order before W3.

Implications

When the above conditions are met, the Tag-Check-read R2 performed by W3 might be observed before R1.

- If the observed tag value does not cause a Tag Check Fault, W3 will update memory even in cases where observation in the correct order should have resulted in a tag Check Fault.
- If the observed tag value causes a Tag Check Fault, there are no implications and the *Processing Element* (PE) behaves as expected.

This will lead to a very small percentage of escapes in the tag checking logic, sometimes causing a tag check pass when it should be a tag check fail.

Workaround

This erratum has no workaround.

2455243

Crossing 4KB load might report incorrect FFR index

Status

Fault Type: Programmer Category C.

Fault Status: Present in r0p0. Fixed in r0p1.

Description

Executing a crossing 4KB SVE Non-Fault or First-Fault load might lead to an incorrect value being reported to the FFR register in case on a watchpoint fault and a `tag_check_fail` or an *Error Correcting Code* (ECC) fault that are being observed after the 4KB boundary.

Configurations Affected

This erratum affects all configurations.

Conditions

The erratum occurs if all the following conditions are met:

- The *Processing Element* (PE) executes a 4KB-crossing SVE Non-Fault or First-Fault contiguous load.
- The load observes a watchpoint fault on a byte higher than the first one after the 4KB boundary.
- The load observes a MTE `tag_check_fail` or an ECC double bit error on a byte lower than the watchpoint, after the 4KB boundary.

Implications

If the above conditions are met, and under specific timing conditions, it is possible for the FFR to be updated with the position of the watchpoint fault instead of the `tag_check_fail` or ECC fault.

Workaround

There is no workaround.

2430467

Software-step with no instruction step after debug-exit from ELO with a bad mode in DSPSR

Status

Fault Type: Programmer Category C.

Fault Status: Present in r0p0. Fixed in r0p1.

Description

On exit from Debug state, PSTATE.SS is set according to DSPSR.SS and DSPSR.M.

If DSPSR.M encodes an illegal value, then PSTATE.SS should be set according to the current Exception level. When the erratum occurs, the *Processing Element* (PE) always writes PSTATE.SS to 0.

Configurations Affected

This erratum affects all configurations.

Conditions

This erratum occurs when all the following conditions are met:

- DSPSR.M encodes an illegal value.
- DSPSR.SS is set.
- The PE exits Debug State while in ELO with Software Step enabled.

Implications

If the previous conditions are met, then, on exit from Debug state the PE will directly take a Software-step Exception, instead of stepping an instruction as would be expected from DSPSR.SS=1.

Workaround

This erratum has no workaround.

2303132

Instruction sampling bias exists in SPE implementation

Status

Fault Type: Programmer Category C.

Fault Status: Present in r0p0, and r0p1. Fixed in r0p2.

Description

A PE that is used to perform instruction sampling using the SPE mechanism might exhibit sampling bias.

Configurations Affected

This erratum affects all configurations where SPE=1.

Conditions

1. SPE configured and utilized on the PE.

Implications

Software utilizing SPE might see unexpectedly high sample counts for some instructions and unexpectedly low sample counts for other instructions.

Workaround

This erratum has no workaround.

Proprietary notice

This document is protected by copyright and other related rights and the use or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm Limited ("Arm"). No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether the subject matter of this document infringes any third party patents.

The content of this document is informational only. Any solutions presented herein are subject to changing conditions, information, scope, and data. This document was produced using reasonable efforts based on information available as of the date of issue of this document. The scope of information in this document may exceed that which Arm is required to provide, and such additional information is merely intended to further assist the recipient and does not represent Arm's view of the scope of its obligations. You acknowledge and agree that you possess the necessary expertise in system security and functional safety and that you shall be solely responsible for compliance with all legal, regulatory, safety and security related requirements concerning your products, notwithstanding any information or support that may be provided by Arm herein. In addition, you are responsible for any applications which are used in conjunction with any Arm technology described in this document, and to minimize risks, adequate design and operating safeguards should be provided for by you.

This document may include technical inaccuracies or typographical errors. THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, any patents, copyrights, trade secrets, trademarks, or other rights.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Reference by Arm to any third party's products or services within this document is not an express or implied approval or endorsement of the use thereof.

This document consists solely of commercial items. You shall be responsible for ensuring that any permitted use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of this document shall prevail.

The validity, construction and performance of this notice shall be governed by English Law.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its affiliates) in the US and/or elsewhere. Please follow Arm's trademark usage guidelines at <https://www.arm.com/company/policies/trademarks>. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

(PRE-1121-V1.0)

Product and document information

Read the information in these sections to understand the release status of the product and documentation, and the conventions used in the Arm documents.

Product status

All products and Services provided by Arm require deliverables to be prepared and made available at different levels of completeness. The information in this document indicates the appropriate level of completeness for the associated deliverables.

Product completeness status

The information in this document is Final, that is for a developed product.

Product revision status

The rxy identifier indicates the revision status of the product described in this manual, where:

rx

Identifies the major revision of the product.

py

Identifies the minor revision or modification status of the product.